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I. INTRODUCTION
T HE temperature of power semiconductor devices is one of the main issues affecting the performance, availability, and reliability of power converters. Knowing this temperature is of great interest for evaluating the thermal performance of power modules (thermal resistance and impedance measurements) and also for estimating the degradation levels of the devices during accelerated aging tests carried out in laboratory environments [1] , [2] . Several solutions exist for measuring the chip temperature [3] . Among them, thermosensitive electrical parameters (TSEPs) are currently the most used in industry and Y. Avenas is with the Université Grenoble Alpes, 38000 Grenoble, France, and also with the Grenoble Electrical Engineering Laboratory (G2Elab), National Center for Scientific Research (CNRS), 38000 Grenoble, France (e-mail: Yvan.Avenas@g2elab.grenoble-inp.fr).
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Digital Object Identifier 10.1109/TIA.2015.2458973 academia because they make possible high-speed indirect chip temperature measurements without any physical modification of power modules.
In this context, the use of a TSEP is based on a physical relationship between an electrical parameter and the temperature of a power semiconductor. The calibration of a TSEP is therefore based on the measurement of an electrical parameter of a power device as a function of temperature. This temperature is modified by an external system, the power chip being in its final environment, i.e., in the power module under examination. If the self-heating of the device is negligible during this calibration step, the chip temperature can be evaluated from the measurement of the electrical parameter. Two types of TSEPs can be distinguished. The first group consists of TSEPs that are used in nonfunctional (i.e., offline) conditions. They are usually used in laboratory environments for measuring thermal resistances and impedances and also for carrying out damage evaluation during accelerated aging tests. The most used TSEP of this first group is the forward voltage under a low current. In the case of an insulated-gate bipolar transistor (IGBT) or a MOSFET, the threshold voltage and saturation current are also possible candidates. These offline TSEPs can also sometimes be employed for temperature measurements in functional systems, but the control and operation of the converter have to be modified [4] . The second group is made up of TSEPs that can be used in online conditions. In this case, the temperature measurements are carried out during real operation of the converter. For example, such measurements could be used to ensure health monitoring of the converter during its life, or simply to act on the control strategy of the converter to protect the power semiconductors from overheating. These TSEPs are generally based on measuring the forward voltage under a high current level [5] or on measuring switching times [6] . However, the scientific literature does not provide any demonstration of their effective use in functional power converters.
Nowadays, power module manufacturers offer the possibility of carrying out chip temperature measurements in online conditions by integrating temperature sensors into their products. With the help of precise thermal models, it is thus possible to estimate the temperature of active parts. However, the thermal performance of a power system varies with time (aging of the power module and of the cooling system), causing a discrepancy between the thermal modeling and the actual state of the system [7] . Another solution is the inclusion of a temperature sensor inside the structure of the semiconductor part of the device [8] . Although it is very attractive, this solution generates certain practical problems, such as chips becoming excessively expensive and the structure of the power module becoming more complex. Furthermore, this temperature measurement is only local, whereas the chip temperature is significantly nonuniform [9] . By contrast, a TSEP gives an "average" value for the chip temperature, making its use more interesting for temperature monitoring. This paper will seek to add to the not very plentiful literature on this topic by evaluating two new online TSEPs dedicated to IGBT devices. Two aspects will be studied: the accuracy of the indirect chip temperature measurements and the impact of power device aging on these measurements. The paper's first part will present the chosen TSEPs. Then the experimental setup will be outlined. Finally, calibration and validation tests will be discussed. This paper will confine itself to evaluating the suitability of the indirect temperature measurements obtained by using these TSEPs; implementation issues will therefore not be discussed.
II. CHOICE OF TSEPS DEDICATED TO ONLINE MEASUREMENTS
A. Background
As detailed in [10] , the scientific literature has so far chiefly examined three types of TSEPs for online temperature measurements:
• classical (offline) TSEPs; • static characteristic I(V ); • dynamic characteristics.
As explained by the authors, all these TSEPs have advantages and drawbacks.
In the case of classical offline TSEPs, the main advantage is their good accuracy. However, they necessitate the modification of the converter structure and/or its operation, which can be seen as a serious drawback.
The use of the static characteristic is a natural way to estimate the junction temperature measuring simultaneously the forward voltage and the current crossing a device. The main advantages are the genericity of the method that can be used for all power devices and the possible measurements using the sensors dedicated to the control of the converter. However, several issues are pointed out: inaccurate temperature measurements due to series resistances in the package, need of accurate sensors, synchronization of the measurements, and noise during the measurements.
The dynamic characteristics can also be naturally used to estimate the junction temperature of switching devices in converters. The dynamic characteristics presented in [10] were as follows: turn-on delay, turnoff delay, or current slope during turn-on. Two drawbacks of these TSEPs were their nongenericity (only transistors) and their low sensitivity (in the range of several nanoseconds or even picoseconds per degree Celsius). Other dynamic TSEPs were not presented in [10] . For example, the Miller plateau can also be used as TSEP [11] , but it has the same problem of low sensitivity (several nanoseconds per degree Celsius). The voltage across the emitter-auxiliary emitter parasitic inductance can also be used to have an image of the turn-on [12] or turnoff times [13] , [14] . In 2014, Luo et al. [15] studied the junction temperature measurement of diodes using the maximum recovery current rate di/dt. One major issue is the dependence of this parameter on the switching speed of the transistor in the same switching cell. In fact, because this switching speed depends of the transistor temperature, the knowledge of the diode temperature can only be made knowing the temperature of the transistor. To conclude, one drawback of all dynamic TSEPs is the influence of a lot of operating conditions within a converter setup: the voltage, current, gate resistance, gate-emitter voltage, parasitic components, etc. It also has to be noted that there is not any paper that verifies if the temperature estimation is accurate and that deals with the influence of the device aging on this accuracy.
Since the publication of [10] , several papers propose to use the variation of the internal gate resistance with temperature to estimate the junction temperature of IGBT devices. Denk and Bakran [16] added a low-voltage oscillation to the gate-emitter voltage when the device is in OFF-state. The voltage amplitude across the external gate resistance is then used as TSEP. The output of a demodulation circuit shows a very good sensitivity (20 mV/
• C). Baker et al. [17] proposed to measure the voltage across the external gate resistance during turn-on. Due to the use of a specific electronic circuit, including an integrator, a very large sensitivity is obtained (70 mV/
• C). One intrinsic issue of these methods is their nongenericity: they are not usable with diodes.
As a conclusion, no TSEP is ideal for online junction temperature measurements. Generally, authors measure the sensitivity of their TSEPs but do not propose any verification of the temperature estimation when the devices are submitted to dissipation or when they are aged. This work has to be carried out with all TSEPs in the future to obtain comparison elements.
This paper intends to make a contribution in this scientific field with a focus on the use of the static characteristic, which is the most generic TSEP and which can be measured with sensors dedicated to the control of power converters. However, it has been demonstrated that temperature measurements using the forward voltage under high current can be very inaccurate [5] . The reason is that the forward voltage is the sum of the voltage across the semiconductor part and the voltage across the power electrical connections. After simplifying assumptions, it is therefore possible to write for an IGBT device, i.e.,
where V CE,mes is the measured forward voltage, I C is the collector current, V CE is the forward voltage across the semiconductor part, V GE is the gate-emitter voltage, R con is the resistance of the electrical connections, T j is the semiconductor temperature, and T con is the temperature of the power connections. For a given T j , the temperature T con is not the same under calibration and operation conditions. For example, the temperature of wire bonding is generally higher than the chip temperature during operation [9] , which is not the case during the calibration step (pulsed current in the device [7] ). As a consequence, the collector-emitter voltages measured during the calibration and operation steps are not the same, and large errors in temperature measurement can be observed.
Even if the forward voltage as a TSEP is not accurate, it remains attractive because it is relatively easy to measure; it can be used with all power devices; and its sensitivity is relatively high (several millivolts per degree Celsius). This paper will therefore study two TSEPs, which are based on the forward voltage but which are less influenced by the resistance of the electrical connections.
B. TSEPs Based on the Forward Voltage
The first TSEP is called ΔV CE_ΔVGE . It can be used with IGBT and MOSFET devices. In the case of an IGBT, the principle is to measure the forward voltage using sequentially two gate-emitter voltages V GE1 and V GE2 under the same collector current I C . The delay between two measurements has to be low enough to be able to assume that T j and T con do not vary. Under these conditions, two collector-emitter voltages are measured, i.e.,
Note that the next equation is written with simplifying assumptions. The new TSEP can then be defined as
where the influence of the electrical connection is cancelled under these following hypotheses: the electrical potential of the electrode in the front side and the current in the active part of the die are assumed to be uniform. Fig. 1(a) shows the basic principle of this TSEP in the case of an IGBT 3 (600 V-200 A-Infineon SIGC100T60R3), with a 60-A current level and two voltage levels (12 and 15 V). It can be observed that the difference between V CE (15 V) and V CE (12 V) depends on temperature and can therefore be used as a TSEP. The second new TSEP is called V 0 . It can be used with diodes and IGBT devices. Here, the forward voltage is measured under two different current levels I C1 and I C2 . For IGBT devices, the gate-emitter voltage remains constant. Two collector-emitter voltages are then measured, i.e.,
As shown in Fig. 1(b) , V 0 is defined as the intersection between the line including the points (V CE1 , I C1 ) and (V CE2 , I C2 ), and the line I C = 0 A. It can be demonstrated that
As with the previous new TSEP, the influence of the resistance of the electrical connections is clearly cancelled with these hypotheses. This TSEP can be used in applications where the current varies periodically with time, for example, in inverters. However, it has to be verified that the temperature of the connections varies only very slightly between two measurements, i.e., the period has to be short enough. Typically, temperature variations of only several degrees Celsius are acceptable.
One important issue with both of these TSEPs is that they are the result of a subtraction between two voltage measurements that are close to each other. In the following sections, V 0 will therefore be calculated using more than two current values. A linear interpolation function will then be used to calculate this TSEP.
III. METHODS AND EXPERIMENTAL TOOLS
A. Experimental Setup
An experimental setup was developed to evaluate the new TSEP in the case of a dc dissipated power. The device being tested is a power module (1200 V-100 A, FS100R12PT4, Infineon) containing IGBTs and diodes in order to create a three-phase inverter (see Fig. 2 ).
The IGBT device T 4 is characterized by making numerous I C current injections and, at the same time, measuring the resulting V CE voltages. The value of I C being in the range 20-200 A, it is necessary to produce short pulses to limit the self-heating of the dies during the characterization. Although a curve tracer could be used to carry out these measurements, a dedicated electrical circuit was created in order to control the shape of the current pulses. Fig. 3 shows the power part of the circuit. The amplitude of the current pulse is controlled by the current supply I p1 . The inductor L 1 is used to limit the current variations in the power device during the current injection. The duration of the current pulse is set using a correct control of both MOSFETs Ta 1,1 and Ta 1,2 . The role of the right side of this circuit (I p2 , Da 2 , Ta 2,1 , and Ta 2,2 ) will be discussed later in this paper.
The temperature of the power module is controlled by a cold plate via a graphite thermal interface (thickness 100 μm) in order to operate at high temperature up to 180
• C in characterization condition and to recover the realistic thermal conditions in dissipation mode. The electrical measurements are carried out with a DEWETRON (DEWE800) acquisition system. The DAQP signal conditioning modules allow fast (sampling rate) and accurate measurements: the sampling rate is 500 kSamples/s, and the accuracy is ±0.02% of measurement reading + ±0.05% of range). The different elements are controlled with a CompactRio (National Instrument) real-time system.
B. Temperature Measurements of the Dies
Three complementary methods are used to evaluate the temperature of the semiconductor chips.
• A type K thermocouple with an open junction is placed as close as possible to the die, which makes it possible to measure the temperature of the substrate with an accuracy of ±1 • C.
• An infrared (IR) camera is used to evaluate the surface temperature of the chips.
• a classical TSEP is compared with the new TSEP: the forward voltage under low current. In the following sections, it will be called V CE Ict . It has been shown by various authors that this TSEP is robust and gives temperature measurements close to the mean temperature of the chip [18] - [20] .
In a first step, the thermocouple and IR camera measurements will be used to characterize the different TSEPs as a function of temperature (see Section IV). Then, the IR camera and the TSEP V CE Ict will be used to estimate the temperature of the chip when it is submitted to stationary power dissipations (see Sections V and VI). These measurements will then be compared with those provided by the new TSEPs.
The basic principle of the measurements carried out with the IR camera is described in the next paragraph. 
C. Temperature Measurements Using the IR Camera
The reference of the IR camera is CEDIP-FLIR SC7500. To take the measurements, the dielectric gel is removed from the power module. The power chips are then painted (PYROMARK 1200 high-temperature paint). The paint is deposited by microspraying equipment that gives good control of its thickness. In the following tests, the paint thickness is 15 μm. However, the emissivity of the coating was measured for two thicknesses (14 and 45 μm) and three temperatures (23 • C, 100
• C, and 198
• C) to validate the opacity of the paint layer for the proposed test conditions. The results of characterization demonstrate that this emissivity is very stable in the wavelength range 2-10 μm.
The main issue with using an IR camera to measure the temperature of semiconductor chips is the presence of wire bonding, which generates optical artifacts [see Fig. 4(a) ]. For the temperature evaluations, these artifacts are therefore masked using a digital postprocess [20] . The surface temperature of the device is then reconstructed to obtain a more precise estimation of the temperature of the devices' active parts [see Fig. 4(b) ].
The IR measurements are validated by varying the temperature of the cold plate and then comparing the temperature measurements obtained by both the thermocouple and the IR camera. This temperature difference remains smaller than 1
• C in the range 20
• C-160 • C.
IV. CHARACTERIZATION OF THE TSEPS
A. Methodology
The goal of the characterization step is to obtain the evolution of each TSEP as a function of the chip temperature, gate-emitter voltage, and collector current. The self-heating of the device during the measurements has to be minimized and estimated to obtain an accurate value of the junction temperature during the V CE measurement. In fact, apart from V CE Ict , all other TSEPs are measured during a current pulse of high magnitude with a gate-emitter voltage V GE in the range 11-15 V. The test conditions therefore induce high power dissipation levels in the chip, meaning that the measurement has to be made within a short timeframe. The reference temperature measured just before each short current injection is given by the thermocouple characterized by a time constant of hundreds of milliseconds. The methodology that is used for this characterization step is thus based on V CE voltage measurements during short current injections (300 μs) with an estimation of the junction temperature during these measurements. Each current injection sequence in the device consists of three successive steps, the time origin being defined as the beginning of the current pulse.
• Step 1 (−100 to 0 μs): Only the current I CT = 50 mA is injected in the device. This current and the resulting collector-emitter voltage V CE Ict are measured between −100 and 30 μs. This step is therefore used to characterize the TSEP V CE Ict . • Step 2 (0 to 300 μs): A high current I C is injected in the device. V CE , V GE , and I C are measured between 50 and 100 μs.
• Step 3 (300 to 700 μs): Only the current I CT = 50 mA is injected in the device. Measuring the collector-emitter voltage between 500 and 700 μs, it is possible to estimate the temperature at the end of the current pulse, as it will be explained later.
Fig . 5 shows the evolution of V CE , I C , V GE , and I CT during the current pulse. Here, the current level is 180 A, V GE = 12 V, and the chip temperature is 170
• C. This electrical sequence is duplicated for different I C levels (10-190 A), V GE levels (11-15 V), and temperatures (20 • C-170 • C). For each temperature, 59 sequences are processed to extract the different characteristics. This figure also summarizes the methodology that is carried out to estimate the self-heating of the device and therefore to obtain a more accurate evaluation of V CE (V GE , I C , T j ). Because there is not any dissipation in the device before the current pulse, the temperature T j (0 − ) is simply estimated using the thermocouple. As specified earlier, this measurement also allows for the characterization of the TSEP V CE Ict . Having the relationship between V CE Ict and T j , it is then possible to estimate the chip temperature at the end of the current pulse. To do that, V CE Ict is measured between 500 and 700 μs, then T j is estimated within this timeframe, and T j (300 μs) is estimated using a linear regression of the junction temperature as a function of the square root of time [21] . It has to be noted that there is a 200-μs delay between the end of the pulse and the beginning of the V CE Ict measurement to prevent the influence of nonthermal transients [21] and to insure an accurate temperature measurement after the current pulse [22] . Knowing T (0 − ) and T (300 μs), a second linear regression of the junction temperature as a function of the square root of time is used between 0 and 300 μs. The chip temperature is then estimated between 50 and 100 μs. At the end of the procedure, an averaging of V CE , I C , V GE , and T j on this timeframe allows for an estimation of V CE (V GE , I C , T j ) which will be used for the characterization of the new TSEPs.
For information, the estimated self-heating of the device is given for different test conditions:
In the following paragraph, three TSEPs will be characterized: V CE_Ic (the forward voltage) and those presented in Section II (ΔV CE_ΔVGE and V 0 ).
B. Characterization of V CE_Ic
This first TSEP is directly obtained from the electrical measurements made during the current pulses. Its characterization consists of the measurement of the forward voltage V CE for a given I C and a given V GE . Fig. 6 shows that its sensitivity is extremely dependent on the current value. When V GE = 15 V, this sensitivity is in the range from −1 to +4 mV/
• C. It can be zero for intermediate current levels.
C. Characterization of ΔV CE_ΔVGE
The characterization results of ΔV CE_ΔVGE are given for a V GE voltage variation from 15 to 12 V (see Fig. 7 ). This result shows that the sensitivity of this TSEP increases with the current level. It is important to use this TSEP with V GE levels higher than 12 V to insure that the IGBT works in the saturation region for current levels up to 100 A. However, the V GE variation and the current have to be high enough to obtain sufficient sensitivities. When the current is equal to 90 A and the V GE variation is from 15 to 12 V, the sensitivity is close to 2.5 mV/
• C for this IGBT chip.
D. Characterization of V 0
This TSEP is estimated using a linear regression of the forward characteristic of the semiconductor device. In the case of the power module presented here, the current level is in the range 30-120 A [see Fig. 8(a) ]. Fig. 8(b) shows the evolution of the TSEP as a function of temperature. In the temperature range, the sensitivity of V 0 is close to −1 mV/
• C when V GE = 15 V. 
V. TEMPERATURE MEASUREMENTS UNDER DISSIPATION CONDITIONS
A. Experimental Conditions
Throughout the following tests, the input temperature of the fluid in the cold plate is 40
• C. Five I C values in the range 40-90 A are used to change the stationary temperature of the chip. Three steps are made in sequence for each temperature measurement using the different TSEPs.
• Step #1: Injection of the dc current to increase the temperature of the IGBT die being tested with V GE = 15 V. • Step #2: Modification of the conduction conditions (variation of V GE or of I C ) over a short period. • Step #3: Cancellation of the power current I p1 and estimation of the junction temperature T jv using V CE Ict as TSEP. Fig. 9 (a) and (b) presents the sequence that is carried out to measure the chip temperature using ΔV CE_ΔVGE and V 0 as TSEPs. In the first case, V GE varies from 15 to 11 V during step #2, and in the second, I C increases from 90 to 130 A. The duration of the V CE measurement is close to 100 μs.
The chip temperature is also estimated using the IR camera with a numerical reconstruction as presented in Section III. The IR images are processed to extract the mean (T IR_mean ), minimum (T IR_ min ), and maximum (T IR_ max ) temperatures of the chip surface. It should be noted that the difference between the maximal and minimal values can reach 38
• C when I C is equal to 90 A. All these values are compared with the junction temperature T vj given by V CE Ict and by the other TSEP. As will be shown in the following paragraphs, and as was indeed expected, the temperature values obtained using V CE Ict are close to the mean temperatures of the chip surface. In fact, the difference remains smaller than 5
• C. Temperature measurements using the forward voltage as TSEP (V CE_Ic ) and using the new TSEP will now be presented.
B. Temperature Measurements Using V CE_Ic
This TSEP is measured at the end of step #1, i.e., when the temperature of the device is stationary. Table I compares the temperature given by V CE_Ic with the temperature given by V CE Ict and with the mean, minimal, and maximal temperatures obtained by IR measurements. The gate-emitter voltage is equal to 15 V for these measurements. Table I shows that the TSEP gives chip temperature measurements that are always lower than the mean temperature. Using this TSEP to measure chip temperature is hazardous because the results conform neither to the mean nor to the minimal or maximal temperatures. As explained in Section II, this issue could be due to the resistive contribution of the electrical connections, including the bonded wires. Table I presents the chip temperature measurements obtained using ΔV CE_ΔVGE as a TSEP. A compromise is necessary to have both sufficient sensitivity and a high collector current for carrying out measurements. Here, this compromise consists of choosing a V GE variation from 15 to 12 V.
C. Temperature Measurements Using ΔV CE_ΔVGE
Excluding the measurement carried out with I C = 40 A, this TSEP gives a temperature that is lower than the mean temperature of the chip with a difference between 1
• C and 6
• C in the used collector current range. It also shows a good correlation with the temperature obtained by using V CE_Ict , with temperature differences being smaller than 10
• C. The results obtained with 40 A could be explained by the device's low sensitivity to lower currents (see Fig. 7 ).
D. Temperature Measurements Using V 0
Table I presents the chip temperature measurements obtained using V 0 as TSEP. For these measurements, the linear regression to obtain V 0 was carried out using six current values: I C , I C + 10 A, I C + 20 A, I C + 30 A, I C + 40 A, and I C + 50 A.
Excluding the measurements carried out with I C = 40 A, this TSEP gives temperature values very close to the maximum temperature of the chip with a maximum difference remains smaller than 4
• C. The result obtained with 40 A can be explained because the linear regression is not made in the linear part of the curve.
As a first conclusion, the TSEPs proposed in this paper provide accurate temperature measurements when the current level is sufficient. ΔV CE_ΔVGE gives results close to the mean temperature of the chip, and V 0 provides results close to the maximal temperature. These results also show that the chip temperatures obtained with the forward voltage (V CE_Ic ) are hazardous. The following section will examine the influence of the damage of the wire bonding on the chip temperature estimation by TSEPs.
VI. INFLUENCE OF THE POWER MODULE AGING
A. Methodology
The principle retained to partially estimate the robustness of TSEPs is to operate a mechanical degradation of the wire bonding that ensures the electrical connections with the IGBT emitter surface. Fig. 10 presents a picture of this degradation, which was realized by cutting two wires in order to reproduce the impact of wire bonding damages that can occur in applicative conditions (I C = 90 A).
This degradation leads to a modification of the direct characteristics of the power IGBT component. The extraction of the characteristic I C (V CE , V GE ) is realized for a cooling temperature at 40
• C. As shown in Fig. 11 , the voltage drop V CE , measured for the same current I C and the voltage V GE , is then increased by 2% for a current I C = 90 A.
B. Temperature Measurements in Dissipation Conditions
The modification of the number of electrical connections leads to a significant rise in the temperature of the wire bondings, which have to conduct the currents from the corresponding active zones of the IGBT. Table II To estimate the temperature of the degraded component, the TSEP V CE_Ic is configured as previously, with V GE equal to 15 V. Table II The indirect temperature measurements obtained with the TSEP V CE_Ic are closer to the average value because of the increase of the voltage drop V CE induced by the degradation of the electric connections. This understandable drift of indirect temperature measurement is due to this particular TSEP's characteristic. Considering this result, the TSEP V CE_Ic does not satisfy the robustness requirement in the case of an electric connection degradation.
However, these results confirm the good correlation between the estimations of the temperature realized with TSEP V CE_Ict and the extraction of the average value from the IR measurements. The differences remain strictly smaller than 3
• C for all power dissipation conditions. These results demonstrate the robustness of this indicator, which makes it possible to estimate the average temperature in spite of a wire bonding degradation.
To estimate the component temperature with the degradation, the TSEP ΔV CE_ΔVGE is configured as previously in Section V-C, with a variation of V GE from 15 to 12 V. Table II presents a comparison between the measurements realized with TSEP V CE_Ict , the IR values, and those obtained with the TSEP ΔV CE_ΔVGE under the same conditions as previously detailed in Section V-C.
As was the case with the temperature measurements taken on the component before degradation, a current of 40 A does not allow satisfactory indirect measurements with the TSEP ΔV CE_ΔVGE . On the other hand, the results obtained for the higher current levels are also correct, both with and without degradation of the electric connections. The differences between the average temperatures and the temperatures given by TSEP ΔV CE_ΔVGE remain strictly smaller than 5
• C. These results seem to confirm the robustness of this TSEP to the ohmic contribution, which characterizes the voltage drop V CE , including the electrical connections of the transistor (V CE + 2%). Table II with the maximal temperature estimated by IR measurements, as was the case without degradation. While this TSEP is of limited usefulness in the case of a low current level (I C = 40 A), the results obtained for higher current levels I C , between 60 and 90 A, are satisfactory. A slight degradation of the relevance of this TSEP is observed. Nonetheless, the difference between the TSEP V 0 measurements and the maximal temperatures estimated with the IR camera remains strictly smaller than 5.5
• C.
VII. SYNTHESIS
To have a synthetic and qualitative view of the results presented in the tables, Fig. 12 presents the evolution of the estimated temperatures corresponding to each TSEP as a function of the collector current for safe and degraded devices. In each case, the temperature given by the TSEP is compared with the temperatures given by IR measurements.
This figure shows that V CE_Ict gives temperature measurements between the mean and maximum temperatures as it was already demonstrated in [9] , [19] , and [20] . This TSEP is weakly influenced by the degradation because the difference between mean and TSEP temperatures decreases slightly (< 2
• C) when two bond wires are cut. V CE_Ic gives temperatures that are dependent on the degradation. On the contrary, temperatures given by ΔV CE_ΔVGE and V 0 depend weakly on the aging of the bond wires. They are therefore better candidates for online chip temperature measurements than V CE_Ic . However, the calibration and/or measurement of V 0 should be improved to obtain more accurate results.
VIII. CONCLUSION
This paper evaluating new TSEPs adapted for use in functional conditions is based on an experimental confrontation with various means of temperature measurements. The means implemented made it possible to compare the temperature measurements obtained by the new TSEPs with an indirect measure (TSEP V CE_Ict ) and with IR camera measurements, by integrating the phenomenon of self-heating during the phase of characterization. The results obtained for IGBTs show that both proposed TSEPs make it possible to follow the temperature of the power component with an error lower than 10
• C in the worst case. This paper has shown that the use of the on bias voltage as TSEP was not ideal and remained influenced by the degradation of the wire bonding. In contrast, it seems that TSEP ΔV CE_ΔVGE slightly underestimates the average temperature (difference lower than 6
• C) and that TSEP V 0 gives a temperature value close to the maximal component temperature both without and after degradation of the electrical connections. A modeling approach will make it possible to understand more exactly the nature and the representativeness of the temperatures obtained with these various TSEPs. However, these TSEPs have not yet been definitively validated. It is important to improve the precision of the temperature estimations by increasing the number of test points during the TSEP characterization. It will also be necessary to complete this study on the influence that component damages have on the temperature measurements obtained by these new TSEPs. Our next research projects will focus on the effect of thermal assembly damages and the aging of the gate oxide.
To confirm these first results, it will be necessary to carry out the same measurements using other devices: IGBT with the same reference to carry out statistical analyses and then different ones to know if these TSEPs can be applied with all IGBT technologies. It will be also essential to set up a test mean that makes it possible to use components in functional conditions. We will then estimate more precisely how relevant these TSEPs are when confronted with the difficulties inherent in being used in this more complex environment. However, these first results are encouraging and allow us in particular to envisage the use of these TSEPs for estimating the integrity of the power modules in a converter. On this point, it is interesting to note that certain authors have already presented methods based on the direct on bias to monitor the health of power converters [23] . We will be able to confront the results of our future projects with this body of research.
